End to End Resilient Timing Architecture – Digital Substation with Process Bus

Year: 2021

Presenter:

  • Marcel Geor
    Manager, Strategic Marketing & Business Development, Frequency & Time
    Microchip Technology
© ATIS