Designing for high-accuracy time transfer



TE_I – the new metric for Class D clocks

- Each Class C or D boundary clock contains a 0.1Hz low-pass filter to smooth out noise at its input. Therefore only low-frequency wander propagates along the chain of clocks
- TE_L (low-pass filtered Time Error) is therefore representative of the amount of time error a device generates that will propagate along the chain and affect the output time

	2Way Time Error	FA
	Metric Statistics	
	Pk-Pk [ns]	12.
	Mean [ns]	2.60
	Min [ns]	-4.
	Max [ns]	
	Max-Min [ns]	12.
	Fwd Messages	94460
	Rev Messages	94460
	Forward Rate	16.00/secon
4 5000 19000 20000 28000 38000 38000 48000 68000 58000 58000	Reverse Rate One-step clock deter	16.00/secon
a 0 5 000 10 000 15 000 20 000 25 000 30 000 30 000 40 000 49 000 60 000 50 000 50 000 Expert Time (c) (c) 1H2 low-pass titlering applied to all di	Reverse Rate One-step clock deter	16.00/secon
a socio 10 too 15 too 20 too 25 too 25 too 30 too 40 too 40 too 50 too 50 too 55 too 55 too 50 too 55 too 50 too 55 too 50 too 50 too 55 too 50 too 50 too 55 too 50 too 5	Reverse Rate One-step clock deter Filtered	16.00/secon cted Tiltered) PA
a a boo 1000 1000 20000 20000 20000 30000 40000 40000 60000 5000 5000	Reverse Rate One-step clock deter	16.00/secon cted Filtered) PA
4	Reverse Rate One-step clock deter	16.00/secon cted Tiltered) PA stics 2.60
A Social 19 000 19 000 20 000 28 000 30 000 40 000 48 000 50 000 56 00000 56 000 56 000 56 000 56 000 56 000 56 000 56 00	Reverse Rate One-step clock deter	16.00/secon cted Filtered) PA stics 2.60 1.05
4 6 5 000 19 000 19 000 20 000 28 000 30 000 40 000 48 000 80 000 86 000 80 000 86 000 80 000 86 00000 86 000 86 000 86 000 86 000 86 000 86 000 86 000 86 000 86 0	Reverse Rate One-step clock deter	16.00/secon cted filtered) PA stics 2.60 1.05 4.17
4	Reverse Rate One-step clock deter	16.00/secon cted filtered) PA stics 2.60 1.05 4.17 3.11
4 6 9 900 1900 2000 2500 3500 3000 3000 4000 4900 4900 500 500 500 500 500 500 500 500 500	Reverse Rate One-step clock deter Filtered Wetric Statis Mean (ns) Min (ns) Max (ns) Max-Min (ns) Fwd Messages	16.00/secon cted filtered) PA stics 2.60 1.05 4.17 3.11 94460
4 3 000 19 000 19 000 29 000 28 000 30 000 39 000 49 0000 49 000 49 000	Reverse Rate One-step clock deter Filtered Way Time Error (F Metric Statis Mean [ns] Min [ns] Max [ns] Max-Min [ns] Fwd Messages Rev Messages	16.00/secon cted filtered) PA stics 2.60 1.05 4.17 3.11 94460 94460
4 6 9 00 19 00 20 00 25 00 36 00 36 00 48 00 48 00 56	Reverse Rate One-step clock deter Filtered Way Time Error (F Metric Statis Mean [ns] Min [ns] Max.[ns] Max.[ns] Fwd Messages Rev Messages Forward Rate	16.00/secon cted filtered) PA stics 2.60 1.05 4.17 3.11 94460 94460 16.00/secon

The

techniques

employed by Calnex to

create high-accuracy test

solutions can be equally

applied to all designs of

devices that are required

to deliver high-accuracy

time transfer.

G.8273.2: T-BC Classes

P	Parameter	Conditions	Class A	Class B	Class C	Class D
N	Max TE	Unfiltered, 1000s	100ns	70ns	30ns	FFS (15ns proposed)
N	Max TE _L	0.1Hz low-pass filter 1000s measurement	_	_	_	5ns
С	сТЕ	Averaged over 1000s	50ns	20ns	10ns	FFS (4ns proposed)
	dTE _L MTIE	0.1Hz low-pass filter Const. temp., 1000s	40ns	40ns	10ns	FFS (3ns proposed)
		0.1Hz low-pass filter Var. temp., 10,000s	40ns	40ns	FFS	FFS
c		0.1Hz low-pass filter Const. temp., 1000s	4ns	4ns	2ns	FFS (1ns proposed)
c	dте _н	0.1Hz high-pass filter Const. temp., 1000s	70ns	70ns	FFS	FFS (15ns proposed)

FFS – For Further Study

High accuracy by design

Low variation in Time Error achieved through high accuracy during design

- Eliminate whole clock cycle variation
- Minimize sub clock cycle variation





High accuracy by calibration

Absolute accuracy achieved by accurate calibration

- Accurately remove all probe delays
- Repeat calibration many times to achieve the best mean of results

SCRIPTING CALIBRATION

- Use scripts to automate configuration of the device being calibrated and the high-accuracy test equipment
- Repeat calibration many times to give a good statistical mean. The bigger the spread, the more runs required to get a good mean

2Way Time Error Distribution (ns) Sampling distribution of sample mean





6

on the wire

Disable scrambling to

see the Start of Packet

• Apply calibration values with

5

• Retain all of the accuracy gained in the calibration process

Remove probe delays from measurements:

- Measure all cable delays and board delays using Time Domain Reflectometer (TDR)
- Minimize FPGA output delays on probe signals and compensate for speed of FPGA (Process Voltage Temperature)

8

1pps cable delays:

8

- Measure cable delays with TDR
- Cable delay can vary from 4.1ns/m to 5.2ns/m dependent on type of cable and the dielectric material used



picosecond resolution