

Clock Classification for Time & Phase Synchronization Applications

Jeff Gao, jgao@sitime.com; Nazariy Tshchynskyy, ntshchynskyy@sitime.com; Sassan Tabatabaei, stabatabaei@sitime.com; Robin Ash, robina@sitime.com

Today's dilemma: Disconnect between clock spec & system requirements		INTRODUCTION	"Phase stability" based clock standards: Connect spec to system needs		
<section-header><list-item><list-item><list-item></list-item></list-item></list-item></section-header>	 What matters to time sync systems Holdover in time ADEV, ΔF/ΔT, short-term drift Environmental factors (temp profile, vibration, airflow) 	Stratum levels are commonly used for specifying clock requirements for frequency synchronization systems. This scheme does not provide relevant performance metrics for phase and time synchronization applications that rely on	 Specify phase sync related clock requirements - ΔF/ΔT, ADEV, short term aging Identify environment factors (airflow, vibration) Provide models to correlate between clock spec to system performance 		

Actual holdover under real operating conditions? Stratum level frequency holdover = time/phase holdover? Over-paying OCXO for clock recovery?

such as IEEE 1588. Clock standardization based on phase stability would close the gap between component specifications and system requirements in time sync.

Certification Eco-system

• Certification by trusted third party test labs

; 30

• Benchmarking using consistent methodologies

• Performance data for clock selection

Connect clock specs to system time error

Clock specs that impact time/phase accuracy



Allen deviation (ADEV), short-term drift and $\Delta F/\Delta T$ are critical to a given time and phase synchronization capability. Environmental stressor such as airflow can also significantly impact synchronization accuracy.

BACKGROUND

A delay locked-loop (DLL) first order response model connects clock perfor-





Packet Timing Sync Servo				mance to system time error under different operating profiles.	Reference Oscillator	y y y y y y y y
Phase stability levels and environmental grades			PROPOSAL & BENEFITS	Everyone benefits from clock standardization		
Phase Stability Operating Grade Phase Stability - ABC			This new classification proposal defines clock performance in terms of time and phase errors and holdover capabilities under real life conditions.	OPERATORS Peace of mind Objective system evaluation		
Phase/TimeTimeTimeAccuracyConstant/- 100 nsecHoldover- 500 nsec- A = 24 hrs- 1500 nsec- B = 8 hrs	Y TempRamp - A - B - C - C - D	Vibration - A - B - C - D	Airflow - A - B - C - D	The key objective is to enable engineers to efficiently specify the most optimal clock requirements for a given system sync accuracy. This clock standardization	CLOCK SUPPLIERS Performance differentiation Value based pricing	EQUIPMENT OEM/ODM Simpler clock selection No over-spec/over-spending
$\begin{array}{c} -5000 \text{ nsec} & -6000 \text{ sec} \\ -0000 \text{ sec} & -10000 \text{ sec} \\ -00000 \text{ sec} & -100000000000000000000000000000000000$	 C = 4 hrs D = 30 min E = 10 min Derating grades can be benchmarked 		model will provide benefits at all levels, from suppliers to equipment makers and	ACADEMIC/INDUSTRY LABS \$\$\$ from testing service Bosoarch sponsorships		

